German precision test technology arrives in Singapore

Semiconductor Review | Friday, July 24, 2026

VX Instruments establishes VX Instruments Asia Pte. Ltd. to serve Asia's power semiconductor industry

Singapore, 24 July 2026 – VX Instruments GmbH, a German manufacturer of advanced power semiconductor test systems, today announces the official launch of VX Instruments Asia Pte. Ltd., its regional subsidiary headquartered in Singapore. The new entity marks VX Instruments' entry into Asia's fast-growing power semiconductor market and establishes a permanent, committed presence in the region.

WHY SINGAPORE – WHY NOW

Stay ahead of the industry with exclusive feature stories on the top companies, expert insights and the latest news delivered straight to your inbox. Subscribe today.

Asia is where power semiconductor growth is happening. The transition to electric vehicles, solar energy systems and industrial automation is driving unprecedented demand for SiC and GaN power devices – and Asia's manufacturers are at the centre of that transition. Leading semiconductor companies across Southeast Asia, Taiwan, Japan, China and India are scaling capacity faster than anywhere else in the world.

The decision to base VX Instruments Asia in Singapore was deliberate and grounded in substance. Singapore is not merely a convenient gateway to Asia – it is the world’s most purposefully engineered semiconductor ecosystem. No other location combines the same depth of government commitment, industrial infrastructure, talent development and research capability in a single, stable jurisdiction.

Singapore’s government has made semiconductors a national strategic priority – and backed that commitment with decisive action. In Budget 2026, Singapore committed SGD 800 million to semiconductor R&D under its Research, Innovation and Enterprise 2030 (RIE2030) plan. A dedicated SGD 60 million National Semiconductor Technology and Innovation Centre (NSTIC) for power electronics – with an explicit focus on wide bandgap materials including SiC and GaN – commenced operations in April 2026. A parallel NSTIC for gallium nitride was established in 2023. These are not pilot programmes: they are national infrastructure investments designed to make Singapore the global reference point for compound semiconductor development.

For a company specialising in SiC and GaN power semiconductor test systems, Singapore’s strategic alignment is exceptional. The government’s RIE2030 agenda explicitly targets wide bandgap semiconductor commercialisation – the same technology space that VX Instruments has served for over two decades. Being present where Singapore’s research institutions, device manufacturers and equipment ecosystem converge is not incidental to our Asia strategy: it is the foundation of it.

More in News

 The electronic components distribution market sits at the crossroads of technology, customer demands, and global trends. Distributors need to adapt quickly to a dynamic landscape where digital platforms, specialized components, and value-added services are becoming increasingly important. Looking ahead, the market is expected to become more customer-focused, technologically sophisticated, and resilient, catering to the expanding needs of industries such as automotive, telecommunications, healthcare, and more. One of the most notable changes in the distribution of electronic components is the shift towards digital platforms and e-commerce. The digital transformation of the industry is also facilitating better supply chain management, enabling distributors to track orders in real-time, streamline inventory management, and reduce operational costs. For customers, this shift results in faster delivery times and a more seamless shopping experience, with many distributors offering detailed product specifications, availability status, and pricing online. As industries like automotive, 5G telecommunications, and renewable energy grow continually, the demand for specialized electronic components is increasing. Distributors are expected to meet this demand by sourcing components that are particular to these industries' unique needs. For example, the rise of electric vehicles and autonomous driving technology has increased demand for power semiconductors, sensors, and other specialized electronic components. Another significant trend in the electronic components distribution market is the growing preference for just-in-time inventory models. This approach minimizes the need for extensive inventories by sourcing components as needed, reducing storage costs, and increasing operational efficiency. With JIT systems, distributors and manufacturers can stay agile and responsive to market changes, allowing for quick adaptation to demand shifts. Customization is gaining momentum. Distributors offer more tailored products and services as the demand for personalized and application-specific solutions increases. This includes customized kits, assemblies, or pre-configured components to suit specific customer needs. Many distributors are forging strategic partnerships with component manufacturers, industry-specific technology providers, and design engineers to stay competitive. These collaborations enable distributors to access cutting-edge technologies, share expertise, and offer comprehensive solutions that meet the growing complexity of modern applications. For example, collaborations between semiconductor manufacturers and distributors have allowed the development of exclusive, high-performance components tailored to automotive, industrial, and medical electronics sectors. Integrating AI and automation is a transformative trend in electronic components distribution. AI algorithms study extensive data to predict customer demand, optimize inventory levels, and automate repetitive tasks like order processing and logistics. Automation also extends to warehousing and shipping, where robotics and autonomous vehicles are being used to enhance order fulfillment. This reduces human error, speeds up the distribution process, and lowers operational costs. ...Read more
Semiconductor manufacturing is rapidly evolving, fueled by innovations that improve chip performance and efficiency. These advancements are shaping the industry's future, from breakthrough lithography methods to AI-powered design. Among the most transformative developments is extreme ultraviolet (EUV) lithography, a crucial process that transfers intricate circuit patterns onto silicon wafers, defining the size and layout of the chips. Traditional ultraviolet light has a wavelength of around 193 nm, but EUV uses light with a much shorter wavelength of 13.5 nm. This allows for the creation of smaller transistors, enabling chipmakers to fit more transistors onto a single chip, improving performance and efficiency. EUV lithography eliminates the need for multiple patterning steps previously used to create smaller nodes. This reduces complexity, cost, and the risk of defects in the manufacturing process, making it a game-changer for the industry. As transistors have reached their physical limits, engineers are turning to 3D chip stacking to continue advancing chip performance. This technology enables the vertical stacking of multiple chip layers rather than just reducing the size of individual transistors. This approach boosts component density and enhances overall performance, while also maintaining a smaller footprint. Applied Seals N.A. Inc. is actively involved in developing specialized sealing solutions to support such innovations in 3D chip stacking by ensuring high precision and reliability in the manufacturing process. Advancements in 3D Packaging Technologies and Alternative Semiconductor Materials One of the most notable 3D packaging technologies is through-silicon vias, which allow for direct electrical connections between stacked chips. This enables higher memory capacity, faster data transfer rates, and lower power consumption, all of which are crucial for applications like high-performance computing, artificial intelligence, and mobile devices. Silicon has long been the dominant material used in semiconductor manufacturing, but researchers are exploring alternative materials to continue pushing the limits of Moore’s Law. Graphene is one of the most promising materials, containing a single layer of carbon atoms arranged in a two-dimensional lattice. Graphene has extraordinary electrical conductivity, strength, and flexibility, making it ideal for high-speed and low-power applications. Techniques Surfaces Innovation 2026 specializes in advanced surface treatments, enhancing the performance and durability of semiconductor components used in 3D chip stacking. Another emerging material is transition metal dichalcogenides, two-dimensional materials with semiconducting properties. TMDs like molybdenum disulfide are being explored for next-generation transistors and other semiconductor devices due to their ability to operate at smaller scales than traditional silicon. AI Paving the Way for Future Innovations Artificial intelligence is revolutionizing semiconductor design and manufacturing. AI-powered tools are now being used to accelerate the design process by automating the creation of complex chip layouts, predicting defects, and optimizing manufacturing yields. Machine learning algorithms can examine extensive amounts of design data, identifying patterns and making predictions that would be difficult for humans to detect. AI is also helping semiconductor manufacturers improve defect detection during the inspection phase, reducing the time and cost associated with discovering manufacturing flaws. ...Read more
Fremont, CA: AI is rapidly becoming a major force in technological innovation, significantly impacting the semiconductor industry. The rising demands of AI workloads are pushing conventional chip design to its limits, with higher expectations for performance, energy efficiency, and system integration. These challenges are transforming chip design and testing processes across Europe’s semiconductor sector. To stay competitive in this fast-changing landscape, testing strategies must evolve, emphasizing innovation, accuracy, and the capacity to handle growing complexity. Changing Fabrication Designs Chips designed for parallel processing and very high data throughput, capable of some task-specific features — such as machine learning inference or training — are the norm for AI-driven applications. This, in turn, has led to a shift away from general-purpose architectures toward application-specific, custom, heterogeneous designs. Just as the complexity of chip configuration increases, so does the complexity of the test antithesis. The traditional test, which has been structured around standardised uniform architectures, is witnessing severe limitations in keeping pace with the ever-growing diversity and scale of modern semiconductor devices. Testing must consider variable workloads, dynamic power behaviour, and a tight coupling between compute, memory, and interconnect elements. Greater Test Coverage and Data Volumes An additional distinguishing shift by AI chips is the greater emphasis on coverage and data analysis during testing. Chips used for AI systems often find themselves in environments considered safety-critical or where the preservation of performance is paramount; therefore, a tiny fault can have grave consequences for all involved. Accordingly, the margin for error during testing is becoming increasingly narrow. With the quality required for chip final products, the testing engineers generate and analyse far larger data sets than before. This, in turn, presents new challenges for testing infrastructures in European semiconductor companies for data storage and interpretation. While testing equipment is required to accept large amounts of test data, it must also be able to apply analytics and machine-learning techniques to discern trends and anomalies that are not easily identified using traditional methods. Adaptability of Test Flows and Methodologies Rapidly, the semiconductor test will shift the paradigm for higher adaptability. Greater variability in chip designs and faster time-to-market expectations necessitate flexible and efficient test strategies. Adaptive test flows that can adjust in real-time based on device behaviour are gaining traction. These methods allow the more intelligent use of test resources, reducing unnecessary testing while enhancing fault detection. Simulation-based validation and emulation are also applied early in the development cycle to investigate potential test problems, even before any physical prototypes are available. This reduces the risk downstream and helps streamline the overall manufacturing process. This convergence of AI and semiconductors drives rapid innovation in test technologies, emphasising the need for thoughtful adaptation. As chips advance in power and complexity, so must the test schemes—to become far-sighted and reactive to novel design paradigms. By redefining and modernising traditional practices through data-driven methodology, the industry ensures that semiconductor testing remains a vital driver of success in AI. The future of testing requires the ability to satisfy present-day demands while preempting future ones. ...Read more
The semiconductor industry faces mounting pressure to deliver higher performance while controlling development costs. Process node transitions promise measurable improvements but require significant capital investment and extended qualification cycles. Executives responsible for acquiring memory intellectual property increasingly examine whether architectural refinement can deliver measurable gains without forcing immediate migration to smaller geometries. Memory subsystems influence performance, power consumption and silicon footprint across the entire chip. A poorly optimized memory block can limit system throughput, increase thermal load or complicate layout integration across complex system-on-chip designs. Silicon-proven memory IP has become a strategic tool for managing this complexity. Proven implementations reduce uncertainty late in the design cycle by demonstrating manufacturability and predictable behavior across fabrication environments. Semiconductor firms rely on these solutions to minimize costly design respins and protect time-to-market schedules. Reliability matters even more as transistor dimensions shrink and electrical characteristics grow more sensitive. IR drop, resistive effects and interconnect parasitics now influence circuit behavior in ways that cannot be ignored. Vendors that refine power distribution and layout efficiency within memory designs help ensure that theoretical node advantages translate into practical performance gains once integrated into full-chip architectures. Another factor shaping vendor evaluation lies in the relationship between power, area and speed. Conventional thinking treats these attributes as competing tradeoffs, yet sophisticated layout strategies can align them in the same direction. Compact memory structures reduce the electrical load between nodes which shortens signal paths and lowers switching energy. Efficient design can therefore improve clock performance while reducing energy demand and conserving silicon area. Semiconductor buyers now look closely at whether a provider demonstrates disciplined optimization at the circuit and layout level rather than relying solely on node scaling to deliver improvement. This capability allows design teams to extract greater value from mature process technologies while controlling the escalating costs associated with advanced nodes. Experience accumulated across technology generations often proves equally significant. Memory IP rarely exists in isolation. It must integrate smoothly with surrounding logic, I/O interfaces and system power networks while maintaining stability across varied workloads. Vendors that have spent decades refining verification flows, validation practices and migration techniques bring a practical understanding of these integration challenges. Their design knowledge often allows proven architectures to move efficiently across process nodes without sacrificing performance characteristics or design stability. Support capability also carries weight in the final decision. Integration frequently exposes questions related to layout constraints, power distribution or design adaptation. Providers that maintain dedicated engineering teams capable of iterative refinement tend to deliver more consistent outcomes. Extensive iteration allows standard memory products to approach the efficiency normally associated with custom implementations while preserving predictable development schedules. Dolphin Technology Inc. represents a strong option for organizations evaluating silicon-proven memory IP. The company concentrates engineering effort on detailed layout refinement within a focused foundry ecosystem which allows it to improve power efficiency performance and silicon area through extensive iteration. Its disciplined development approach produces standardized memory solutions that can rival customized designs in efficiency while avoiding the cost burden of immediate node migration. Decades of design expertise and established validation practices reinforce the reliability of its memory offerings making it a credible partner for semiconductor firms aiming to maximize existing process technologies. ...Read more